

SPU Block Diagram


Fig. 1

New LRU bits

1-MRU-3	N/C		J/N	) }	0	0 1	N/C	N/C 0	N/C - 0 (	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
										$\begin{array}{c} N_C \\ N_C \\ N_C \end{array}$
'										0 × × 0 0 × 0
										$\stackrel{N}{\sim}_{C}$ 0 1 × 1 $\stackrel{N}{\sim}_{C}$
0-MRU-1		0	N/C		N/C	N/C	$_{1}^{N/C}$	N × 1 − −	0 × <sup>K</sup> C	0 0 1 1 X C
Vay Accessed	0		7		8	3 0,1	3 0,1 0,2	3 0,1 0,2 0,3	3 0,1 0,2 0,3	3 0,1 0,2 0,3 1,2

Fig. 2

Function Unit Dispatch Pattern



Pipeline Timing Diagram
Fig. 4

5 0	XSTREAM 110111	XSTREAM 110111
10 6 5	00000	STX 00001
15 11 10	MASK	MASK
21 20 16 15	RT	RT
26 25 21	RS	RS
31 26	Special 0000000	Special 0000000

Masked Load/Store Instructions

Fig. 5

0	0		
31 Byte Pattern Mask	31 Register Start Mask	End of Mask	

LDX/STX Mask Registers

5 0	XSTREAM 110111	XSTREAM 110111
6 5	<b>M</b> -	
10	ADDX 00010	SUBX 00011
11 10		
16 15	RD	RD
16	RT	RT
20		
21 20		
25	RS	RS
26 25	10	10
31	Special 0000000	Special 0000000

Special Arithmetic Instructions

Siesta Instruction

Fig. 8

5 0	XSTREAM 110111	XSTREAM 110111
10 6 5	GETSPC 10000	FREESPC 10001
15 11 10	RD	00000
21 20 16 15	00000	00000
26 25 21	RS	RS
31 26	Special 0000000	Special 0000000

PMU - Packet Memory Instructions

5 0	XSTREAM 110111							
11 10 6	PKTEXT 10010	PKTINS 10011	PKTDONE 10100	PKTMOVE 10101	PKTUPD 10110	PKTPR 10111	PKTMAR 11010	PKTACT 11011
15	00000	RD	00000	00000	00000	ITEM	00000	RD
20 16	00000	RT	RT	RT	RT	RT	RT	000000
26 25 21	RS							
31 26	Special 0000000							

PMU - Queuing System Instructions

Fig. 10

0	00000	00000 00000
	00000	NS N

PMU - RTU Instructions





Fig. 12


ř.

Status Register



Cause Register

Fig. 14



Global Cause Register

Fig. 15

**Extended Interrupt Mask Register** 

7 0	GTIP	
15	TIP	
23 16 15	CNAIP	
29 28 24	PMUIP	
31 29	000	

ocal GTIP	ected Bits
Loca	Clear Sel
Local TIP	Clear Selected Bits
Local CNAIP	No
Local PMUIP	No No
Read	Write

**Extended Interrupt Pending Register** 

Fig. 17

0 GTIP ∞ TIP 16 15 **CNAIP** 24 23 **PMUIP** 29 28 000 31

Global Extended Interrupt Pending Register

Deliver Selected Interrupts

Deliver Selected Interrupts

%

% No


00000000

Unrouted TIP

Unrouted PMUIP | Unrouted CNAIP


Read Write

Fig. 18




PMU/SPU Interface

Fig. 19



SIU/SPU Interface

Fig. 20



Performance Counter Interface Fig. 21




Fig. 22

ı
I
Щ
m
[7]
Ē
W
5?
: <u>F</u>
Ī
, <u>=</u>
<b>[</b> ]

	<b>BEV</b>	<u>Cause</u>	Virtual Address	Physical Address	Memory Type
	1	Reset	BFC00000	01FC00000	uncached
	1	TLB Refill	BFC00200	01FC00200	uncached
(T) (T)	1	General	BFC00380	01FC00380	uncached
23	0	TLB Refill	80000000	0000000000	determined by KO
	0	General	80000180	0000000180	determined by KO
	0	XCInterrupt	80000480	0 000000480	determined by KO
	0	Activation	(VA Configurab	le within the PMU)	

## **XCaliber Vectors**

Fig. 23

Exceptions	Cause Code
Address Error - Instruction	4
Address Error - Data Load	4
Address Error - Data Store	5
TLB refill - Instruction	2
TLB invalid - Instruction	2
TLB refill - Data Load	2
TLB refill - Data Store	3
TLB invalid - Data Load	2
TLB invalid - Data Store	3
TLB modify - Data Store	1
Bus error - Instruction	6
Bus error - Data	7
Integer overflow	12
Trap	13
System Call	8
Breakpoint	9
Reserved instruction	10
Coprocessor unusable	11
Watch	23
Interrupt	0
XC Interrupt	0

**List of Vector Exceptions** 

Fig. 24

Context Number Register

## 0 KO 3 2

31

Config Register

1

	Current State	SIU Input	Dispatched one instruction	Next State
			this cycle	
	Run	Run	X	Run
Ī		Idle	X	Idle
IU =		Step	X	Stop
u: M	Run Idle	Run	X	Run
ı		Idle	X	Idle
		Step	X	Step
#   <b>7</b>	Step	Run	X	Run
		Idle	X	Idle
		Step	0	Step
Ę		Step	1	Step_Idle
	Step Idle	Run	X	Run
•		Idle	X	Idle
		Step	X	Step Idle

## **Operation of the OCI State Machine**

Bit Value	<b>Type</b>
000	Branch Not Taken
001	Branch Taken
010	JMP, ERET
011	Exception - TLB Refill
100	Exception - General Exception
101	Exception - Packet Load Exception
110	Exception - Extended Interrupt
111	Invalid

Fig. 28




Fig. 29